Abstract: This paper presents a K-band Gilbert mixer in a 0.18 μm CMOS technology by means of a π-Network and Post Distortion Cancellation (PDC) technique to achieve high gain, high linearity, and moderate noise figure. We use the parasitic capacitances that appear at nodes between RF and LO stage for implementing π-Network. Circuit analysis and MATLAB simulation show that the above technique is useful for wide-band applications. Simulation illustrates a power consumption of 9.68 mW at 1.8 V, 3.36 dB improvement in power conversion gain, and 2 dB reduction in NF at 21.5 GHz with LO power of −1 dBm in comparison with the case when PDC technique is used only. Compared to conventional mixer, it improves the IIP3 by 6 dB.
Introduction
The need for very high data rate radio communications has spurred interest in use of ultra wideband. Nevertheless, design and implementation of RFfront-end circuits at high frequencies such as K-band (18 − 26.5 GHz) with CMOS technology is challenging.
One of the essential blocks in transceiver circuit is mixer, responsible for up-and down-conversion. In mixer circuit, trade-off is between gain, noise figure, linearity and bandwidth. To cope with this trade-off, different techniques have been used. An acceptable IIP3 in a wide frequency range was achieved in [1] by taking the advantage of dual-gate structure, at the cost of a crucial reduction in gain. To possess high gain, [2] has employed current bleeding technique using PMOS transistors. However, the proposed circuit may not be appropriate at high frequencies such as K-band because of low frequency performance of PMOS transistor. In [3] a π-Network is utilized between RF and LO stage for bandwidth improvement, degrading the gain and noise figure.
This paper presents a new technique to implement π-Network for bandwidth enhancement and also achieving high gain and low NF. The π-Network is implemented by means of total parasitic capacitors appeared at nodes between RF and LO stage and one inductor added between them. Also, postdistortion cancellation (PDC) technique is utilized simultaneously to provide high linearity by adding two auxiliary PMOS transistors to each side of circuit [4] . This paper is organized as follows. A background of mixer design challenges are presented in section 2. Section 3 proposes a mixer and its analysis. Noise analysis is described in section 4. Section 5 consists of simulation results. Finally, in section 6 the conclusions are summarized.
Background
Conventional Gilbert Cell Mixer has low performance for high frequency and high bandwidth applications. One of the reasons is the parasitic capacitances at different nodes, as shown in Fig. 1 (a) , which plays the role of Low-Pass Filter (LPF) and cause downfall at gain and bandwidth. A usual way to overcome this problem is pushing the cut-off frequency of LPF to higher frequencies, at the cost of reducing the Conversion Gain and increasing noise figure [3] . Also, at the moment of switching, part of RF current passes through parasitic capacitance between RF and LO stage, C P in Fig. 1 (a) , which in turn reduces the Conversion Gain. Therefore, presenting a method to remove this parasitic capacitance can improve the mixer performance for wide-band applications.
Another challenge in mixer circuit is nonlinearity resulted from the nonlinearity of RF transistor transconductance. Removal of third-order harmonics of current through the RF stage can improve mixer linearity. In this paper, the use of π-Network and PDC technique simultaneously is suggested to overcome these challenges. π-Network consists of inductor L 1 and capacitors C P 1 and C P 2 . The conventional π-Network technique is utilized to obtain high bandwidth by introducing a peaking in system frequency response without the need for higher power consumption [3] . Here, to implement π-Network just inductor L 1 is added and transistors sizes are tuned to create two suitable parasitic capacitors (C P 1 and C P 2 ), acting as π-Network's capacitors. Therefore, no external capacitors are used, avoiding destructive effects on gain and noise figure. The improvement of noise figure will be shown in noise analysis section. The π-Network introduces a peaking in frequency response and as a result high BW and high gain are achieved. In addition, moderate noise figure are achieved. The auxiliary PMOS transistors (M 7 and M 8 ) are used to implement the PDC technique which improves linearity by means of linearizing RF stage current [4] . Moreover, they can provide the required C P 1 capacitor by its own C gs capacitor for π-Network. This is one of the important reasons for combining these two ideas. In this circuit we use on-chip coupling capacitors (C c ) to connect the LO port to the gate of switching transistors (M 3 − M 6 ). A low voltage cascode circuit shown in Fig. 1 (d) is utilized for biasing transistors. To analyze the effect of π-Network, the small signal half circuit equivalent model of the mixer is shown in Fig. 1 (c) . Here, LO stage is modeled by one switch and R in is the impedance seen by LO stage that is the inverse of M 3 transconductance.
The total Conversion Gain is:
where 
From Eq. (2) we know that RF stage generates one real pole and two complex poles derived from ω 0 and Q as shown below
Thus the real pole is equal to ω 1 and the complex poles are:
RoCo . The real poles cause reduction in gain and bandwidth, whereas complex poles result in a peaking in frequency response, increasing the bandwidth. Pushing the real poles to higher frequencies improves the bandwidth and gain. We avoid pushing the IF pole very far away since it requires a decrease in R o which in turn causes reduction in gain. Thus, the real pole in RF stage must be far away from the IF stage pole as much as possible. The upper limit of this pole is determined by technology that is equal to 2πf T,RF . As these poles get closer, the bandwidth is reduced. Finally, the total conversion gain was simulated using MATLAB, as shown in Fig. 2 (b) , with g m1 = 29 mA/V (considering W g1 = 7.4 μm), V T 1 = 515.2 mV, C ds1 = 21.5 fF, C dg1 = 55.3 fF and C gs7 = 21.15 fF. stage converts to high frequency. The resistance load is free of flicker noise [5] . Output thermal noise of load is:
where Z L is the impedance at output node i.e. R o /(1 + R o C o S IF ), and the factor 2 is because of two resistances at the output. Thermal noise of RF stage is equal to
where γ is the channel noise factor, A V is the total conversion gain (Eq. (1)) and the factor 2 is due to double-balanced mixer. Eq. (5) shows that increasing g m,RF reduces the output noise, improving NF. Because of high BW, the thermal noise of LO stage is taken into account. This is given by:
where I is the bias current at each side of circuit and A is the amplitude of LO signal. Since the mixer is double-balanced, factor 4 appears in Eq. (6). The flicker noise of LO stage appears at output by two mechanisms. One mechanism is direct that is because of the LO switches which turn on simultaneously. This is given by [5] 
where V n is the equivalent flicker noise of switching pair and K f is a process parameter. Clearly, for decreasing the effect of direct mechanism, we should increase the size of switching transistor. This increases the parasitic capacitances and the noise with indirect mechanism, given by [5] :
where T is the period of LO signal and C P is the parasitic capacitance of LO switches. Obviously, removing parasitic capacitance (C P ) can improve the noise figure. Finally, the total noise figure was simulated with MATLAB as shown in Fig. 2 (c) .
Simulation result
The proposed mixer was simulated via a 0.18 μm CMOS technology with 1.8 V supply voltage. The simulations are performed for input RF frequency of 18 − 25 GHz with LO frequency of 21.5 GHz. The mixer has 14.13 dB peak gain and 10.6 dB NF at 21.5 GHz, as shown in Figs. 2 (a) and (c), respectively. Also the EM-Simulation by ADS momentum is carried out to take all the couplings into account. To obtain IIP3, we use the two-tone test with 50 MHz offset. As shown in Fig. 2 (d) , the IIP3 is 3.9 dBm with LO Power of −1 dBm. S 11 parameter is less than −15 dB for the entire band because of commongate structure. Table I compares the proposed work with similar research works. Despite the gain which is 10 dB higher than others, the IIP3 is also comparatively high. Thus, all parameters are improved including gain, NF, and linearity in K-band mixer by combining the two techniques of π-Network and PDC. 
Conclusion
A Wide-Band and high gain mixer has been designed by use of π-Network and PDC technique in a 0.18 μm CMOS technology. π-Network provides the high BW of 7 GHz, high gain and moderate noise figure. Using π-Network along with PDC technique gives rise to high linearity as well. Simulation result shows that the proposed mixer improves power conversion gain, noise figure, and IIP3 by 3.3 dB, 2.0 dB, and 6.0 dB, respectively. Also, it consumes 9.68 − mW power at 1.8 V supply and has an average S 11 of −16 dB that demonstrates a good input matching.
